

<b>Course Name: Computer Architecture</b>		
<b>Course Code: COMP 452</b>	<b>Course Type: Elective</b>	<b>Course Credits: 3</b>
<b>Class Timings: TBD</b>	<b>Section: A and B</b>	<b>Student Meeting Hours/ Office Hours: TBD</b>
<b>Instructor Name: Dr. Muhammad Haroon Shakeel</b>		
<b>A Note from the Instructor:</b> <ul style="list-style-type: none"> <li>• All lectures and related material will be uploaded on Moodle and Google drive weekly.</li> <li>• Assignments / home works will be uploaded on Moodle and students will submit them in class.</li> <li>• All emails regarding the course should be sent through official FCC student email account and should have subject line starting as "COMP 452 "</li> </ul>		
<b>Instructor Contact Details</b> Email: <a href="mailto:muhammadharoon@fccollege.edu.pk">muhammadharoon@fccollege.edu.pk</a> WhatsApp Group: TBD Office Hours: MWF 1200-1400 Guidelines for contacting instructor: you can appointment for some other day via email		
<b>Course Description:</b> <b>Pre-requisites if any:</b> COMP 301 The course provides an understanding of design issues of computer systems from the perspective of performance measures and cost-performance tradeoffs. The course covers fundamentals of modern computer design. Topics include instruction set design, RISC vs. CISC architectures, memory management, caches, memory hierarchies, pipelining, parallelism and multiprocessor systems.		
<b>Main Mode of Instruction:</b> In person <b>Technology Requirements</b> Check Moodle on daily basis, internet is required to access material. <b>Considerations for Students with Limited Internet/Technology Access:</b> Obtain course material in office hours. Announcements for the quizzes will also be made during the class so catch up if you miss any class.		
<b>Course TA: NA</b>		
<b>Course Objectives or <u>Student Learning Outcomes (SLOs)</u></b> <ol style="list-style-type: none"> <li>To provide understanding of basic designs of fundamental computing components.</li> <li>To familiarize students with combinational and sequential circuits</li> <li>To introduce Arithmetic Logic Unit design along with 1 bit and 32 bit adder.</li> <li>To describe the performance evaluation criteria of computers and compare different advanced computing systems.</li> <li>To describe Instruction Set Architecture and single cycle CPU</li> <li>To describe design concepts of modern computer architecture such as pipelining, dynamic branch prediction, dynamic scheduling, loop unrolling</li> <li>To describe existing bottlenecks in computer architecture designs such as control and data hazards, inefficient memory hierarchy and suggest potential solutions</li> </ol>		

- h) To describe the concepts of virtual memory and analyze its contribution towards performance improvement of a computing machine

### Course Content, Learning Material & Activities Schedule

WEEK	TOPICS	READING
<b>1.</b>	1. Introduction to CA, its applications and fundamentals <b>a. Introduction and applications of CA</b> <b>b. Von Neumann Architecture</b> <b>c. Decoders, Multiplexers, Encoders, Truth Tables</b>	Ch. B.1, B.2
<b>2-4.</b>	2. Basic Circuits Designs <b>a. 1-bit ALU, 32-bit ALU</b> <b>b. Combinational Circuits, Sequential Circuits</b> <b>c. Latches, Flip-Flops, Registers, Finite State Machines</b> <b>c. Performance Measures, Power VS Performance</b> <b>d. Performance Evaluation Criteria, CPI, Clock Rate, Amdahl's law</b>	Ch. B.3, B.5, B.1-B.10 Ch. 1.6, 1.10
<b>5.</b>	3. Instruction Set Architecture <b>a. Introduction to Instruction Set Architecture (ISA)</b> <b>b. Categories of ISA</b> <b>c. Performance Enhancement Approaches (CPI Improvements) and their comparison</b>	Ch. 2.5, 2.10
<b>6-7</b>	4. Pipelined Processor <b>a. Single Cycle Datapath</b> <b>b. Pipelining Basics</b> <b>c. ALU Controller, Main Controller Design</b> <b>d. MIPS 5-stage pipeline</b>	Ch. 4.1-4.4
<b>8</b>	5. Pipelining Hazards <b>a. Structural Hazards</b>	Ch.4.5-4.6

	<b>b. Data Hazards</b> <b>c. Control Hazards</b>	
<b>9</b>	<b>Midterm Exam</b>	
<b>10</b>	6. Removing Hazards and Branch Predictions <b>a. Static Branch Prediction</b> <b>b. 2-bit Branch Predictor</b> <b>c. Dynamic Branch Prediction</b> <b>d. Data Forwarding</b>	4.7-4.8
<b>11-12</b>	7. Instruction Level Parallelism <b>a. Loop Unrolling</b> <b>b. Scoreboarding</b> <b>c. Tomasulo's Approach</b>	4.10
<b>13</b>	8. Cache <b>a. Estimating Cache Size</b> <b>b. Handling Cache Misses and Writes</b> <b>c. Cache Performance improvement methods</b>	Ch. 5.2-5.4
<b>14</b>	9. Virtual Memory Management and Paging <b>a. Handling Page Faults</b> <b>b. Page Writing Schemes</b> <b>c. Improving Performance with Translation Lookaside Buffer (TLB)</b> <b>d. Handling TLB misses and page faults</b> <b>e. Cache coherence and cache protocols</b>	Ch. 5.7-5.10
<b>14</b>	10. Virtualization and Cloud Computing <b>a. Virtualization</b> <b>b. Hypervisor</b> <b>c. Type 1 and Type 2 Virtualization</b> <b>d. Current hardware trends</b>	Handouts
<b>16</b>	<b>Final Exam</b>	

**'Out-of-class' Study Required:**

- See lecture slides before the class
- Check Moodle and your course WhatsApp group regularly
- At least spend 3 hours at home for reading from book
- Do all assignments and homeworks yourself

**Textbooks, Materials, Supplies, and other Resources**

**Textbook:** (T1) Computer Organization and Design, 5th edition, David A. Patterson, John L. Hennessy

**Reference Books:** (T2) Computer Architecture: A Quantitative Approach, 6th edition, John L. Hennessy, David A. Patterson

The books will be uploaded on Moodle.

### Course Requirements:

#### Class Participation

Attend the lectures and participate in discussions. Ask questions and try to answer the questions (even if the answer is wrong)

#### Assignment 1

Will be focused on fundamental performance metrics of CPUs and performance comparisons. Furthermore, 5-stage MIPS pipeline will be part of the first assignment.

#### Assignment 2

Will be focused on multi-cycle pipeline, scoreboard, and tomasulo's hardware.

#### Tests & Quizzes

There would be 5 quizzes, with N-1 policy. Majority of the quizzes would be announced. Check lecture slides for such announcements.

The breakup is as follows:

<b>Class Participation</b>	10%
<b>Assignments:</b>	10%
<b>Quizzes:</b>	20%
<b>Midterm exam:</b>	25%
<b>Final term exam:</b>	35%
<b>TOTAL</b>	<b>100%</b>

### Missed Assignments/ Make-Ups/ Extra Credit

- Exam retakes will only be allowed in exceptional circumstances with prior approval.
- No retake of quizzes, unless approved.

### Attendance Policy:

-You are encouraged to attend all lectures. Students will be responsible to catch up with any missed announcement/lecture/content.

### Classroom Participation:

-Participate in the class discussions. Try to ask relevant questions and clear doubts within class. Its okay to answer wrongly.

### Grade Determination & Course Assessment as per FCC Policy:

- Relative grading policy will be adapted
- 20% penalty per day will be imposed on late assignment submissions
- 0 credit will be given for plagiarized submissions.

### Changes to the Syllabus:

This syllabus was designed to convey course information and requirements as accurately as possible. It is important to note however that it **may** be subject to change during the course depending on the needs of the class and other situational factors. Such changes would be for your benefit and you will be notified of them as soon as possible.

### Student Support Services

[Student Counseling Services](#). Students can contact the [Campus Counseling Center](#) at 0331-444-1518 or email [ccc@fccollege.edu.pk](mailto:ccc@fccollege.edu.pk).

[Writing Center](#)

[Mercy Health Center](#)

### Other Useful FCCU Policy Documents:

[Sexual Harassment Policy](#)

[Anti-Corruption Policy](#)

[Academic integrity](#)

[Plagiarism Policy](#)  
[Academic Calendar](#)